Task Control Block TCB
Task_ID
Status/Priority
Task_Next_IP_H
Task_Next_IP_M
Task_Next_IP_L
Task_Start_IP_H
Task_Start_IP_M
Task_Start_IP_L
Ready_Wait_Time
Event_ID
Event_Control
Next_TCB_H
Next_TCB_L

Fig.1 - Data Memory - Task Control Block

Task_Information_Block
Task_ID
Pipe_ID
Mutex_ID
Next_TIB_H
Next_TIB_L

Fig 2 - Data Memory - Task Information Block

Event Control Block ECB
Event_ID `
Control/Status
Next_ECB_H
Next_ECB_L

Fig 3 - Data Memory - Event Control Block

PIPE Control Block PCB
PIPE_ID
PIPE_Base_Address
PIPE_Size
Next_PCB_H
Next_PCB_L

Fig 4 - Data Memory - Pipe Control Block

Data Memory Control Block DMCB
Task_ID
Data_Memory_Base_Address
Data_Memory_Size
Next_DMCB_H
Next_DMCB_L

Fig 5 - Data Memory - Data Memory Control Block

Task_Data_Memory
Task_ID
REG0
REG1
REGx
DATAO
•
DATAn

Fig 6 - Data Memory - Task Data Memory

Port_Information_Block
Asignation_Port_Mask_A
Asignation_Port_Mask_B
Asignation_Port_Mask_C
Asignation_Port_Mask_D
Asignation_Port_Mask_E
Asignation_Port_Mask_F
,
Input_Selection_Mask_A
input_Selection_Mask_B
Input_Selection_Mask_C
Input_Selection_Mask_D
Input_Selection_Mask_E
Input_Selection_Mask_F
ldle_State_Mask_A
ldfe_State_Mask_B
ldle_State_Mask_C
ldfe_State_Mask_D
ldle_State_Mask_E
Idle_State_Mask_F
,
idle_State_Mask_A
idle_State_Mask_B
ldle_State_Mask_C
idle_State_Mask_D
idle_State_Mask_E
Idle_State_Mask_F
·
Change_State_A
Change_State_B
Change_State_C
Change_State_D
Change_State_E
Change_State_F

Fig.7 - Data Memory - Port Information Block

VECNELtvol Dougtovo
KERNEL control Registers
DM_Remainder_H
DM_Remainder_L
Max_Priority
. Max_Wart_Time
Task_ID_VVinner
IP_H
IP_M
IP_M
IP_L
DM_Pointer_H
DM_Pointer_L
TCB_Pointer_H
TCB_Pointer_L
ECB_Pointer_H
ECB_Pointer_L
DMCB_Pointer_H
DMCB_Pointer_L
TIB_Pointer_H
TIB_Pointer_L
PCB_Pointer_H
PCB_Pointer_L
Last_TCB_Pointer_H
Last_TCB_Pointer_L
Last_ECB_Pointer_H
Last_ECB_Pointer_L
Last_TIB_Pointer_H
Last_TIB_Pointer_L
Last_PIB_Pointer_H
Last_PIB_Pointer_L
Last_DMCB_Pointer_H
Last_DMCB_Pointer_L

Fig 8 - Data Memory - Kernel Control Registers

Task_Allocation_Table TAT
Task_Condition
Task_Start_IP_H
Task_Start_IP_M
Task_Start_IP_L
Task_Condition
Task_Start_IP_H
Task_Start_IP_M
Task_Start_IP_L
:
,
:
Task_Condition
Task_Start_IP_H
Task_Start_IP_M
Task_Start_IP_L

Fig 9 - Program Memory – Task Allocation Table

Task_Header TH
Task_ID
Initial Status/ Priority
Task_Data_Memory_Size
Task Program Code
:
:
:

Fig 10 - Program Memory - Task Header




Fig 11 - Kernel - Dispatcher General Flow Chart





Fig 12 - Kernel - Port State Update






Fig 14 - Kernel - Priority Task Ordering




Fig 15 - Kernel - Context and Control Restore